



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/160,824	09/25/1998	TSIU CHAN	97-C-108	6763

30425 7590 05/23/2003  
STMICROELECTRONICS, INC.  
MAIL STATION 2346  
1310 ELECTRONICS DRIVE  
CARROLLTON, TX 75006

EXAMINER

DICKEY, THOMAS L

ART UNIT	PAPER NUMBER
----------	--------------

2826

DATE MAILED: 05/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/160,824

Applicant(s)

CHAN ET AL.

Examiner

Thomas L Dickey

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 April 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) 20 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-6, 9-16, 18 and 19 is/are rejected.
- 7) ☒ Claim(s) 7, 8 and 17 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 September 1998 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_ 6) ☐ Other: \_\_\_\_\_

Art Unit: 2826

## DETAILED ACTION

1. The response filed 4/24/03 has been entered.

### *Drawings*

2. The drawings are objected to by the PTO Draftsperson for the reasons noted on the Notice of Draftsperson's Patent Drawing Review, form PTO-948, attached to paper #5.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, in claims 12 and 19, the first and second chip "profiles" and the relationship of said "profiles" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

### *Claim Rejections - 35 USC § 102*

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

A. Claims 1,3,6,9,11,12,13,14, and 19 stand rejected under 35 U.S.C. 102(e) as being anticipated by KANEKO (6,255,736).

Kaneko discloses a microprocessor comprising a first chip, or integrated circuit chip 11, having an active face including a central processing unit 41; and a second chip, or

Art Unit: 2826

integrated circuit chip 12, having an active face, the second chip 12 mounted on, and electrically connected to, the active face of the first chip, further comprising at least one metal region 20 projecting from the active face of the first integrated circuit chip 11, at least one metal region 21 projecting from a surface of the second integrated circuit chip 12, the metal regions further comprising: conductive regions projecting from the active faces of the first 11 and second 12 chips (note that only one alternate structure of claim 14 need be present), and at least two groups of contact pads 13 on the active surface of the first integrated circuit chip 11 for external connection to the central processing unit 41, wherein the second chip 12, or integrated circuit chip 12, adds functionality, or provides added functionality, to the central processing unit 41 of the first chip 11, wherein the electrical connection is by a bonding layer 20A between the metal regions 20 and 21 on the active faces of the first 11 and second 12 chips, wherein an active face of the second integrated circuit chip 12 faces the active face of the first integrated circuit chip 11, wherein the at least one metal region 20 projecting from the active face of the first integrated circuit chip 11 overlies the at least one metal region 21 projecting from a surface of the second integrated circuit chip 12, wherein the electrical connection between the first integrated circuit chip 11 and the second integrated circuit chip 12 is by direct connection of metal regions 20 and 21 on the active faces of the first 11 and second 12 integrated circuit chips by a bonding layer 20A, wherein a length and width of the second integrated circuit chip 12 are less than a respective length and width of the first integrated circuit chip 11, and wherein a width of the second integrated circuit chip

Art Unit: 2826

12 is less than a width of the first integrated circuit chip 11, and is less than a distance between the two groups of contact pads 13, and wherein the active regions of the first 11 and second 12 chips are spaced apart by the metal regions 20 and 21. Note figures 5A, 5B, and 7 and column 6 lines 60-67, column 7 line 66-67, and column 8 lines 1-9 of

Kaneko

**B.** Claims 1-6,9-11,13,15,16,18, and 19 stand rejected under 35 U.S.C. 102(e) as being anticipated by WENZEL et al. (6,150,724).

Wenzel et al. discloses a microprocessor comprising a first chip 102, or integrated circuit chip, having an active face including a central processing unit; and a second chip 104, or integrated circuit chip, having an active face, the second chip 104 mounted on, and electrically connected to, the active face of the first chip 102, further comprising a third chip (not shown, see figure 8 and column 6 lines 47-59) or integrated circuit chip mounted on, and electrically connected to, the active face of the first chip 102 or integrated circuit chip adjacent the second chip 104 and at least two groups of contact pads 208 on the active surface of the first integrated circuit chip 102 for external connection to the central processing unit, wherein the second chip 104, or integrated circuit chip, adds functionality, or provides added functionality, to the central processing unit of the first chip 102 and the third chip adds further functionality to the central processing unit of the first chip 102 or integrated circuit, wherein the electrical connection is by a bonding layer 312 between metal regions 210 and 310 projecting from the active faces of the first 102 and second 104 chips, wherein the electrical

Art Unit: 2826

connection between the first integrated circuit chip 102 and the second integrated circuit chip 104 is by direct connection of the metal regions 210 and 310 projecting from the active faces of the first 102 and second 104 integrated circuit chips by a bonding layer 312, wherein an active face of the second integrated circuit chip 104 faces the active face of the first integrated circuit chip 102; wherein the metal region 210 projecting from the active face of the first integrated circuit chip 102 overlies the metal region 310 projecting from a surface of the second integrated circuit chip 104, wherein the second integrated circuit chip 104 has a width less than a distance between the two groups of contact pads 208, and wherein a width of the second integrated circuit chip 104 is less than a width of the first integrated circuit chip 102, and wherein the central processing unit comprises one of a digital signal processor and a field programmable gate array, and the second integrated circuit chip 104 comprises one of a cache memory, a dynamic random access memory (DRAM), a static random access memory (SRAM), and a flash memory, and an analog-to-digital converter.

Note figures 5 and 14 and column 6 lines 47-53 and 60-67 and column 7 lines 1-17 of Wenzel et al. With respect to the CPU/DSP/A-D/cache/DRAM/SRAM/flash limitations, note that in column 6 spanning to column 7, Wenzel et al. state that

Generally, the structure of FIG. 5 may be used to integrate any one integrated circuit device with one or more other integrated circuit device(s) either made by the same process or different processes. For example, one of either the chip 102 or chip 104 may be a digital signal processor (DSP), a microcontroller (MCU), a general purpose microprocessor or computer central processing unit (CPU), an analog-to-digital (A/D) converter, a digital-to-analog (D/A) converter, any memory device (such as a DRAM, an static random access memory (SRAM), an electrically programmable read only memory (EPROM), an EEPROM, a ferroelectric memory, a nonvolatile memory, a read only memory (ROM), ferromagnetic memory, optical storage, or the like), bipolar device, power metal on semiconductor field effect transistor (MOSFET) devices, radio frequency (RF) devices, infrared (IF) devices, analog or digital devices, sensors, discrete devices, micromachined devices, application specific integrated

Art Unit: 2826

circuits (ASICs), telecommunications ICs, III-V devices, oscillators, liquid crystal display (LCD) displays, or any other device typically made in integrated circuit or electrical circuit form, while the other device 102 or 104 may be any one of the same. In a preferred form, one of the devices 102 or 104 will be some execution unit, such as a microprocessor CPU, while the other device of 102 or 104 will be some memory structure which functions as local memory for the CPU (e.g., a cache or embedded memory).

### ***Allowable Subject Matter***

4. Claims 7,8,and 17 are objected to as being dependent upon rejected base claims, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### ***Response to Arguments***

5. Applicant's arguments filed 4/24/03 have been fully considered but are not persuasive.

The Declaration under 37 CFR 1.131 filed 4/24/03 has not been signed by the inventors or any party qualified to sign a 1.131 declaration and therefore has no evidentiary value. See MPEP 715.04 and MPEP 605-605.06. The Declaration has not been considered on its merits. Because Applicants have not amended the rejected claims or argued their patentability other than through an unsupported claim to prior inventorship, final rejection is proper. See MPEP 706.07.

Art Unit: 2826

***Conclusion***

**6. THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Papers related to this application may be submitted to Technology Center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 3-C23. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2826 Fax Center number is (703) 308-7722 and 308-7724. The Group 2800 Fax Center is to be used only for papers related to Group 2800 applications.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on (703) 308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-



Art Unit: 2826

872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

**TLD**  
**05/2003**

  
**Minhloan Tran**  
**Primary Examiner**  
**Art Unit 2826**